Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	105	((variable near3 capacit\$3) near5 delay) same clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR ·	ON	2007/03/30 10:07
L2	10	1.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/30 10:04
S1	0	"10609058"	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 12:10
S2	1	"10/609058"	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 12:53
S3	352	(symmetric\$5 near3 (clock or tim\$3)) same (convert\$3 or conversion or multiplex\$3 or demultiplex\$3 or de-multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:08
S4	4772	(skew\$3) same (convert\$3 or conversion or multiplex\$3 or demultiplex\$3 or de-multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:09
S5	326	S4 and "370"/\$.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:08
S6	64	((multistage or multi-stage or (multi adj stage)) near3 multiplex\$3).bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:21
S7	882	370/537.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:25
S8	5	S7 and ((multistage or multi-stage or (multi adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:25
S9	114 ·	370/540.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:29

3/30/2007 1:07:00 PM Page 1

S10	0	S9 and ((multistage or multi-stage or (multi adj stage)) near3	US-PGPUB; USPAT;	OR	ON	2007/03/28 13:29
		multiplex\$3)	JPO; IBM_TDB			
S11	209	370/539.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 14:15
S12	5	S11 and ((multistage or multi-stage or (multi adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:35
S13	8	S11 and ((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:36
S14	1	S9 and ((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:36
S15	6	S7 and ((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:45
S16	311	((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:39
S17	98	((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3).bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:39
S18	366	370/388.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON .	2007/03/28 13:45
S19	3	S18 and ((multistage or multi-stage or (multi\$3 adj stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 13:46
S20	108	370/535.ccls. and ((delay\$3 or skew\$3) near3 (clock or timing))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 14:50
S21	526	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux) near2 (plural\$3 or multi\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 14:55

3/30/2007 1:07:00 PM Page 2

ſ 			<u> </u>			
S22	496	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux) near2 (plural\$3 or multi\$3)) and ((clock or timing or control or selector))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 14:57
S23	530	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) and ((clock or timing or control or selector))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 14:58
S24	. 226	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 15:43
S25	100	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) and ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) .	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 15:53
S26	8	370/535.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:04
S27	10	370/537.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:44
S28	4	370/539.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:46

			T	1		
S29	2	370/540.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:49
530		370/541.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3) near2 (plural\$3 or multi\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:49
S31	7	370/541.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:52
S32	16	370/539.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/28 16:55
S33	72	370/537.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 10:28
S34	· 98	370/517.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR ·	ON	2007/03/29 14:31

3/30/2007 1:07:00 PM Page 4

S35	4	370/517.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 12:54
S36	2	370/518.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and (((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 12:55
S37	2	370/519.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and (((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 12:57
S38	4339	((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and (((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 12:57
S39	62	"370"/\$.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or demux or conversion or convert\$3)) and ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 13:00
S40	272	"375"/\$.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) same capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 12:57

S41	13	"370"/\$.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) near5 capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 13:06
S42	1048	((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and (((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) near5 capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 13:00
S43	53	"375"/\$.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) and (((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3)) near5 capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR ·	ON .	2007/03/29 13:06
S44	340	370/517.ccls. and (multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON .	2007/03/29 13:31
S45	276	370/517.ccls. and (multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 13:34
S46	75	370/517.ccls. and ((multiple or plural\$5) near3 (multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 14:02
S47	33	370/518.ccls. and ((multiple or plural\$5) near3 (multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 14:11
S48	.30	370/519.ccls. and ((multiple or plural\$5) near3 (multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 14:11
S49	23349	((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 14:31

S50	125	((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3) near5 capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR .	ON	2007/03/29 14:42
S51	0	370/541.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3) near5 capacitor)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 14:42
S52	7	370/541.ccls. and ((multiplex\$3 or mux or demultiplex\$3 or de-multiplex\$3 or demux or conversion or convert\$3)) same ((clock or timing or control or selector) near5 (delay\$3 or skew\$3 or lag\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 16:19
S53	1	10/612156	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/29 16:27



PALM INTRANET

Day: Friday Date: 3/30/2007

Time: 13:07:30

Inventor Name Search Result

Your Search was:

Last Name = YIN

First Name = GUANGMING

A . 1: - 4: - 4	D-44#	C4-4	D-4- E3-4	T: 4	TA No
Application#	=				Inventor Name
08536405	<u>5614864</u>	150	09/29/1995	SINGLE-ENDED TO DIFFERENTIAL CONVERTER WITH RELAXED COMMON- MODE INPUT REQUIREMENTS	YIN, GUANGMING
09410136	6690949	150	09/30/1999	SYSTEM AND PROCESS FOR SUPPORTING MULTIPLE WIRELESS STANDARDS WITH A SINGLE CIRCUIT ARCHITECTURE	YIN, GUANGMING
09785690	6437720	150	02/16/2001	CODE INDEPENDENT CHARGE TRANSFER SCHEME FOR SWITCHED- CAPACITOR DIGITAL-TO- ANALOG CONVERTER	YIN, GUANGMING
<u>09814196</u>	6754287	150		METHOD AND APPARATUS FOR PRODUCING A MODULATED SIGNAL	YIN, GUANGMING
<u>09814921</u>	6535735	150		CRITICAL PATH ADAPTIVE POWER CONTROL	YIN, GUANGMING
09881932	6651021	150	06/15/2001	SYSTEM USING ADAPTIVE CIRCUITRY TO IMPROVE PERFORMANCE AND PROVIDE LINEARITY AND DYNAMIC RANGE ON DEMAND	YIN, GUANGMING
10028806	6624699	150	10/25/2001	CURRENT-CONTROLLED CMOS WIDEBAND DATA AMPLIFIER CIRCUITS	YIN, GUANGMING
10177031	6911855	150		CURRENT-CONTROLLED CMOS CIRCUIT USING HIGHER VOLTAGE SUPPLY IN LOW VOLTAGE CMOS PROCESS	YIN, GUANGMING

10229257	6897697	150	08/26/2002	CURRENT -CONTROLLED CMOS CIRCUIT USING HIGHER VOLTAGE SUPPLY IN LOW VOLTAGE CMOS PROCESS	YIN, GUANGMING
10243086	6870415	150	09/12/2002	Delay generator with controlled delay circuit	YIN, GUANGMING
10361255	Not Issued	41	02/10/2003	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	YIN, GUANGMING
10361463	Not Issued	41	02/10/2003	Source centered clock supporting quad 10 GBPS serial interface	YIN, GUANGMING
10445771	Not Issued	30	05/27/2003	Signal delay structure in high speed bit stream demultiplexer	YIN, GUANGMING
10448640	<u>6943587</u>	150	05/30/2003	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	YIN, GUANGMING
10456803	Not Issued	60	06/06/2003	Method and system for pattern- independent phase adjustment in a clock and data recovery (CDR) circuit	YIN, GUANGMING
<u>10456804</u>	6930512	150	06/06/2003	ONE-LEVEL ZERO- CURRENT-STATE EXCLUSIVE OR (XOR) GATE	YIN, GUANGMING
10609058	Not Issued	30	06/28/2003	Symmetrical clock distribution in multi-stage high speed data conversion circuits	YIN, GUANGMING
10618462	7109799	150	07/11/2003	CURRENT-CONTROLLED CMOS WIDEBAND DATA AMPLIFIER CIRCUITS	YIN, GUANGMING
10623992	Not Issued	41	07/21/2003	Voltage controlled oscillator for use in phase locked loop	YIN, GUANGMING
10639079	6909332	150	08/12/2003	SYSTEM AND METHOD FOR TUNING OUTPUT DRIVERS USING VOLTAGE CONTROLLED OSCILLATOR CAPACITOR SETTINGS	YIN, GUANGMING
10778419	Not Issued	30	02/13/2004	System and method for testing the operation of a DLL-based interface	YIN, GUANGMING
10841766	7034606	150	05/07/2004	NOVEL VGA-CTF COMBINATION CELL FOR 10 GB/S SERIAL DATA RECEIVERS	YIN, GUANGMING

10852275	6980053	150	05/24/2004	ADAPTABLE VOLTAGE CONTROL FOR A VARIABLE GAIN AMPLIFIER	YIN, GUANGMING
10876790	6982583	150	06/25/2004	CURRENT-CONTROLLED CMOS CIRCUIT USING HIGHER VOLTAGE SUPPLY IN LOW VOLTAGE CMOS PROCESS	YIN, GUANGMING
10880959	Not Issued	30		High speed receive equalizer architecture	YIN, GUANGMING
11057968	6989715	150	02/15/2005	ONE-LEVEL ZERO- CURRENT-STATE EXCLUSIVE OR (XOR) GATE	YIN, GUANGMING
11078151	7098692	150	03/11/2005	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	YIN, GUANGMING
11084369	Not Issued	61	11 '	Delay generator with symmetric signal paths	YIN, GUANGMING
11120738	Not Issued	30	05/03/2005	System and method for tuning output drivers using voltage controlled oscillator capacitor settings	YIN, GUANGMING
11133723	7142013	150	05/20/2005	ONE-LEVEL ZERO- CURRENT-STATE EXCLUSIVE OR (XOR) GATE	YIN, GUANGMING
11239927	7135926	150	09/29/2005	ADAPTABLE VOLTAGE CONTROL FOR A VARIABLE GAIN AMPLIFIER	YIN, GUANGMING
<u>11559195</u>	Not Issued	30	11/13/2006	ADAPTABLE VOLTAGE CONTROL FOR A VARIABLE GAIN AMPLIFIER	YIN, GUANGMING
60247098	Not Issued	159	11/10/2000	Transmit level control of a data carrier for power-line networking	YIN, GUANGMING
60401732	Not Issued	159	08/06/2002	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	YIN, GUANGMING
60401735	Not Issued	159	08/06/2002	Source centered clock supporting quad 10 GBPS serial interface	YIN, GUANGMING
60403455	Not Issued	159	08/12/2002	Switchable power domains for 1.2V and 3.3V pad voltages	YIN, GUANGMING
60403457	Not	159	08/12/2002	Signal delay structure in high	YIN, GUANGMING

	Issued		speed bit stream demultiplexer with hybrid high-speed/low- speed output latch	
60424562	Not Issued	159	Method and apparatus for a one- level tri-state exclusive or (XOR) gate	YIN, GUANGMING
60424563	Not Issued	159	Method and system for pattern- independent phase adjustment in a clock and data recovery (CDR) circuit	YIN, GUANGMING
60576176	Not Issued	159	High speed receive equalizer architecture	YIN, GUANGMING

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	YIN .	GUANGMING	Search

To go back use Back button on your browser toolbar.



PALM INTRANET

Day: Friday Date: 3/30/2007

Time: 13:07:39

Inventor Name Search Result

Your Search was:

Last Name = ZHANG

First Name = BO

Application#	Patent#	Status	Date Filed	Title	Inventor Name
07469157	Not Issued			WINDOW BLIND WITH DECORATIVE PICTURE ON BLIND LEAVES	ZHANG, BO
· <u>08985724</u>	Not Issued	161	12/05/1997	HI-LO TRANSMISSION	ZHANG, BO
09081542	6181218	150	05/19/1998	HIGH-LINEARITY, LOW- SPREAD VARIABLE CAPACITANCE ARRAY	ZHANG, BO
09315006	6414822	150	05/19/1999	MAGNETIC MICROACTUATOR	ZHANG, BO
09406954	6452424	150		METHOD AND APPARATUS FOR MULTIPLE CHANNEL SIGNAL PROCESSING	ZHANG, BO
09572860	6721357	150	05/18/2000	CONSTELLATION GENERATION AND RE- EVALUATION	ZHANG, BO
09579529	6721363	150	05/26/2000	RECEIVER CODEC SUPER SET CONSTELLATION GENERATOR	ZHANG, BO
09615627	6526109	150	12/05/2000	METHOD AND APPARATUS FOR HYBRID SMART CENTER LOOP FOR CLOCK DATA RECOVERY	ZHANG, BO
09615631	6316966	150	07/13/2000	Apparatus and method for servo- controlled self-centering phase detector	ZHANG, BO
09721313	Not Issued	161	11/22/2000	High-linearity, low-spread variable capacitance array	ZHANG, BO
09785690	6437720	150	02/16/2001	CODE INDEPENDENT CHARGE TRANSFER SCHEME FOR SWITCHED-CAPACITOR DIGITAL-TO-ANALOG CONVERTER	ZHANG, BO

09910436	6614371	150		SYNCHRONOUS DATA SERIALIZATION CIRCUIT	ZHANG, BO
10099348	Not Issued	71		Dialog manager for interactive dialog with computer user	ZHANG, BO
10099673	7019749	150		CONVERSATIONAL INTERFACE AGENT	ZHANG, BO
10243086	6870415	150	09/12/2002	Delay generator with controlled delay circuit	ZHANG; BO
10243281	6781420	150		SYMMETRIC DIFFERENTIAL LOGIC CIRCUITS	ZHANG, BO
10243495	Not Issued	61	09/13/2002	Phase interpolater and applications thereof	ZHANG, BO
10373229	Not Issued	41	02/24/2003	Method and system to efficiently modulate data while reducing DC drift	ZHANG, BO
10390490	Not Issued	41	03/17/2003	Loop back testing structure for high-speed serial bit stream TX and RX chip set	ZHANG, BO
10431103	6867716	150	05/06/2003	SYNCHRONOUS DATA SERIALIZATION CIRCUIT	ZHANG, BO
10448755	6958303	150	05/30/2003	ELECTRO-STATIC DISSIPATIVE CERAMIC PRODUCTS AND METHODS	ZHANG, BO
10609058	Not Issued	30	06/28/2003	Symmetrical clock distribution in multi-stage high speed data conversion circuits	ZHANG, BO
10611120	Not Issued	41	06/30/2003	Flexibly resizeable vector graphics	ZHANG, BO
10639079	6909332	150	08/12/2003	SYSTEM AND METHOD FOR TUNING OUTPUT DRIVERS USING VOLTAGE CONTROLLED OSCILLATOR CAPACITOR SETTINGS	ZHANG, BO
10778419	Not Issued	30	02/13/2004	System and method for testing the operation of a DLL-based interface	ZHANG, BO
10804914	Not Issued	30	03/19/2004	Receiver codec super set constellation generator	ZHANG, BO
10882428	7038510	150	07/02/2004	PHASE ADJUSTMENT METHOD AND CIRCUIT FOR DLL-BASED SERIAL DATA LINK TRANSCEIVERS	ZHANG, BO
10882926	Not Issued	30	06/30/2004	Dynamic player groups for interest management in multi-character virtual environments	ZHANG, BO

Ī)		ZIVANO DO
<u>10884432</u>	7138834	150	II .	SYMMETRIC DIFFERENTIAL LOGIC CIRCUITS	ZHANG, BO
<u>10918840</u>	Not Issued	30	08/13/2004	Perceptually based approach for planar shape morphing	ZHANG, BO
10919093	Not Issued	80	II I	Synchronous data serialization circuit	ZHANG, BO
10981128	7026339	150	11/03/2004	INHIBITORS OF HCV NS5B POLYMERASE	ZHANG, BO
11016279	Not Issued	30	12/17/2004	Air humidifying system for fuel cell stack	ZHANG, BO
11019.761	Not Issued	160	12/22/2004	Power line communications device in which physical communications protocol layer operation is dynamically selectable	ZHANG, BO
11084369	Not Issued	61		Delay generator with symmetric signal paths	ZHANG, BO
11096467	Not Issued	30	04/01/2005	Method and system for rate control in a video encoder	ZHANG, BO
11096468	Not Issued	30	04/01/2005	Method and system for frame/field coding	ZHANG, BO
11096476	Not Issued	30	04/01/2005	Method and system for motion estimation in a video encoder	ZHANG, BO
11096603	Not Issued	30	04/01/2005	Method and system for formatting encoded video data	ZHANG, BO
11096825	Not Issued	30	04/01/2005	Method and system for motion estimation in a video encoder	ZHANG, BO
11113733	Not Issued	30	04/25/2005	Method and system for encoding video data	ZHANG, BO
11120738	Not Issued	30	05/03/2005	System and method for tuning output drivers using voltage controlled oscillator capacitor settings	ZHANG, BO
11127759	Not Issued	30	05/11/2005	Method for forwarding multimedia messages between different multimedia messaging service centers	ZHANG, BO
11127760	Not Issued	30	05/11/2005	Method for forwarding multimedia messages between multimedia messaging service centers	ZHANG, BO
11195521	Not Issued	41	08/02/2005	Synthesis of polyhydroxyalkanoates in the cytosol of yeast	ZHANG, BO
11196893	Not Issued	41	08/04/2005	Conversational interface agent	ZHANG, BO
	II	1	II	II	11 ·

11230950	Not Issued	120		Electro-static dissipative ceramic products and methods	ZHANG, BO
11241142	Not Issued	30	09/30/2005	On-chip capacitor structure	ZHANG, BO
11401959	Not Issued	41		Phase adjustment method and circuit for DLL-based serial data link transceivers	ZHANG, BO
11411648	Not Issued	20	1 1	On-chip capacitor structure with adjustable capacitance	ZHANG, BO

Search and Display More Records.

	Last Name	First Name
Search Another: Inventor		BO Search

To go back use Back button on your browser toolbar.



PALM INTRANET

Day: Friday Date: 3/30/2007

Time: 13:07:49

Inventor Name Search Result

Your Search was:

Last Name = NEJAD

First Name = MOHAMMAD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10349450	Not Issued			Signal line selection and polarity	NEJAD, MOHAMMAD
10361255	Not Issued	41	02/10/2003	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	NEJAD, MOHAMMAD
10361463	Not Issued	41		Source centered clock supporting quad 10 GBPS serial interface	NEJAD, MOHAMMAD
10448640	6943587	150	05/30/2003	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	NEJAD, MOHAMMAD
10602227	Not Issued	41	06/24/2003	Multi-stage multiplexing chip set having switchable forward/reverse clock relationship	NEJAD, MOHAMMAD
10609058	Not Issued	30	06/28/2003	Symmetrical clock distribution in multi-stage high speed data conversion circuits	NEJAD, MOHAMMAD
11078151	7098692	150	03/11/2005	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	NEJAD, MOHAMMAD
60401732	Not Issued	159	08/06/2002	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	NEJAD, MOHAMMAD
60401735	Not Issued	159	08/06/2002	Source centered clock supporting quad 10 GBPS serial interface	NEJAD, MOHAMMAD
08924028	5950115	150		GHZ TRANSCEIVER PHASE LOCK LOOP HAVING AUTOFREQUENCY LOCK CORRECTION	NEJAD, MOHAMMAD S
10353438	Not	41	01/29/2003	Eye monitoring and	NEJAD,

	Issued		1 1	8	MOHAMMAD SARHANG
60416931	Not Issued	159		Eye monitoring and reconstruction using CDR and sub-sampling ADC	NEJAD, MOHAMMAD SARHANG

Inventor Search Completed: No Records to Display.

	Last Name	First Name	•
Search Another: Inventor	NEJAD	MOHAMMAD	Search

To go back use Back button on your browser toolbar.



Day: Friday Date: 3/30/2007

Time: 13:07:59

Inventor Name Search Result

Your Search was:

Last Name = CAO First Name = JUN

A 11:-4:44	D-444	C4 - 4	Data Ellad	T:41.	Inventor Name
Application#		=			Inventor Name
09241658	6700899	150	02/02/1999	BIT SLICE ARBITER	CAO, JUN
<u>09249837</u>	<u>6363077</u>	150	02/12/1999	LOAD BALANCING IN LINK AGGREGATION AND TRUNKING	CAO, JUN
09450527	6246256	150		QUANTIZED QUEUE LENGTH ARBITER	CAO, JUN
09632665	6760394	150	08/07/2000	CMOS LOCK DETECT WITH DOUBLE PROTECTION	CAO, JUN
09632666	6725408	150	08/07/2000	BUILT-IN SELF-TEST FOR MULTI-CHANNEL TRANCEIVERS WITHOUT DATA ALIGNMENT	CAO, JUN
09772781	6396894	150		OVERFLOW DETECTOR FOR FIFO	CAO, JUN
<u>09784419</u>	6909852	150	02/15/2001	LINEAR FULL-RATE PHASE DETECTOR AND CLOCK AND DATA RECOVERY CIRCUIT	CAO, JUN
09794948	7009973	150	02/28/2001	SWITCH USING A SEGMENTED RING	CAO, JUN
09826160	6420901	150	04/05/2001	QUANTIZED QUEUE LENGTH ARBITER	CAO, JUN
09861745	6826561	150	05/22/2001	METHOD AND APPARATUS FOR PERFORMING A BINARY SEARCH ON AN EXPANDED TREE	CAO, JUN
09919636	6721380	150		FULLY DIFFERENTIAL CMOS PHASE-LOCKED LOOP	CAO, JUN
09955693	7092474	150		LINEAR PHASE DETECTOR FOR HIGH-SPEED CLOCK AND DATA RECOVERY	CAO, JUN
09956374	6696854	150	09/17/2001	METHODS AND CIRCUITRY	CAO, JUN

				FOR IMPLEMENTING FIRST- IN FIRST-OUT STRUCTURE	
09978347	6542043	150	10/16/2001	ALL PMOS FULLY DIFFERENTIAL VOLTAGE CONTROLLED OSCILLATOR	CAO, JUN
10028806	6624699	150	10/25/2001	CURRENT-CONTROLLED CMOS WIDEBAND DATA AMPLIFIER CIRCUITS	CAO, JUN
10041665	6614758	150	01/10/2002	LOAD BALANCING IN LINK AGGREGATION AND TRUNKING	CAO, JUN
10104870	6519311	150	03/21/2002	OVERFLOW DETECTOR FOR FIFO	CAO, JUN
10158845	6570403	150	06/03/2002	QUANTIZED QUEUE LENGTH ARBITER	CAO, JUN
10286597	7154983	150	11/01/2002	METHOD OF OPERATING A FIRST-IN FIRST-OUT (FIFO) CIRCUIT	CAO, JUN
10293163	Not Issued	41	11/12/2002	Phase detector for extended linear response and high-speed data regeneration	CAO, JUN
10293624	Not Issued	71	11/12/2002	Phase detector with delay elements for improved data regeneration	CAO, JUN
10328119	Not Issued	41	12/23/2002	System and method for adjusting phase offsets	CAO, JUN
10445771	Not Issued	30	05/27/2003	Signal delay structure in high speed bit stream demultiplexer	CAO, JUN
10445773	Not Issued	41	05/27/2003	Hybrid high-speed/low-speed output latch in 10 GBPS interface with half rate clock	CAO, JUN
10609058	Not Issued	30	06/28/2003	Symmetrical clock distribution in multi-stage high speed data conversion circuits	CAO, JUN
10618462	7109799	150	07/11/2003	CURRENT-CONTROLLED CMOS WIDEBAND DATA AMPLIFIER CIRCUITS	CAO, JUN
10635465	Not Issued	93	08/07/2003	LOAD BALANCING IN LINK AGGREGATION AND TRUNKING	CAO, JUN
10749965	6963220	150	12/31/2003	METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST- IN FIRST-OUT STRUCTURE	CAO, JUN
10750098	6940306	150	81	METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST-	CAO, JUN

	11		· 	IN FIRST-OUT STRUCTURE	ı - i
10759454	Not Issued	30	01/20/2004	Bit slice arbiter	CAO, JUN
10764093	7017098	150		BUILT-IN SELF-TEST FOR MULTI-CHANNEL TRANSCEIVERS WITHOUT DATA ALIGNMENT	CAO, JUN
<u>10797770</u>	Not Issued	30	03/10/2004	Fully differential CMOS phase- locked loop	CAO, JUN
10843181	6909762	150	05/11/2004	Phase-locked loop circuit	CAO, JUN
10852280	Not Issued	71	05/24/2004	Finite impulse response de- emphasis with inductive shunt peaking for near-end and far-end signal integrity	CAO, JUN
10930980	7190906	150	08/31/2004	LINEAR FULL-RATE PHASE DETECTOR AND CLOCK AND DATA RECOVERY CIRCUIT	CAO, JUN
10937321	Not Issued	41	09/10/2004	Method and apparatus for performing a binary search on an expanded tree	CAO, JUN
10965074	7072885	150	10/15/2004	METHOD AND APPARATUS FOR PERFORMING A BINARY SEARCH ON AN EXPANDED TREE	CAO, JUN
11027193	6963221	150	12/30/2004	METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST- IN FIRST-OUT STRUCTURE	CAO, JUN
11027848	7205792	150	12/31/2004	METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST- IN FIRST-OUT STRUCTURE	CAO, JUN
11027864	7167024	150	12/31/2004	METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST- IN FIRST-OUT STRUCTURE	CAO, JUN
11078483	Not Issued	30	03/14/2005	Pre-learning of values with later activation in a network device	CAO, JUN
11078484	Not Issued	30	03/14/2005	Timestamp metering and rollover protection in a network device	CAO, JUN
11078508	Not Issued	30	03/14/2005	Bookkeeping memory use in a search engine of a network device	CAO, JUN
11081057	Not Issued	30	03/16/2005	Programmable metering behavior based on table lookup	CAO, JUN
11081644	Not Issued	30	03/17/2005	Powerful and expandable pipeline architecture for a network device	CAO, JUN

11082357	7183540	150	APPARATUS FOR MEASURING PHOTO DIODES' TEMPERATURE DEPENDENCE	CAO, JUN
11084482	Not Issued	30	Dynamic table sharing of memory space within a network device	CAO, JUN
11117768	7103130	150	PHASE-LOCKED LOOP CIRCUIT	CAO, JUN
11320398	Not Issued	30	Current-controlled CMOS (C3MOS) fully differential integrated wideband amplifier/equalizer with adjustable gain and frequency response without additional power or loading	CAO, JUN
11320401	Not Issued	41	Current-controlled CMOS (C3MOS) fully differential integrated delay cell with variable delay and high bandwidth	CAO, JUN

Search and Display More Records.

Search Another:	_	Last Name	First Name	
	Inventor	CAO	JUN	Search

To go back use Back button on your browser toolbar.